




Transfer or duplication of this document as well as the utilisation or communication of its content are not permitted unless express consent is granted. Violations give rise to claims for damages. All rights reserved in case of patent, utility model or design patent registrations. Tolerance specifications do not include clearances inherent in the design.

Weitergabe sowie Vervielfältigung dieses Dokuments, Verwertung und Mitteilung seines Inhalts sind verboten, soweit nicht ausdrücklich gestattet. Zuwiderhandlungen verpflichten zu Schadenersatz. Alle Rechte für den Fall der Patent-, Gebrauchsmuster- oder Designeintragung vorbehalten. Baugrößtbedingtes Spiel ist in den Toleranzangaben nicht berücksichtigt.

Recomended panel cutout










PCB drill hole dimensions (see from component side)



Recommended PCB Layout

(Tol: ±0,05, T=1,60±0,15mm)

PCB thickness: 1,6mm




General Tolerances			DIN A3		document-no. / ri	article-no.	scale	- Simplified representation - Document excluded from change process - Linear dimensions [mm]
1 Decimal Place	±0,25				01761538 / 00	1664045	2:1	
2 Decimal Places	±0,20	date			document-type	TECDOC 2D_Productfamily		
3 Decimal Places	±0,15	page 1 of 2		description				
				CUC-IC2G-J1ST-S/R4R				

Transfer or duplication of this document as well as the utilisation or communication of its content are not permitted unless express consent is granted. Violations give rise to claims for damages. All rights reserved in case of patent, utility model or design patent registrations. Tolerance specifications do not include clearances inherent in the design.

Weitergabe sowie Vervielfältigung dieses Dokuments, Verwertung und Mitteilung seines Inhalts sind verboten, soweit nicht ausdrücklich gestattet. Zuwiderhandlungen verpflichten zu Schadenersatz. Alle Rechte für den Fall der Patent-, Gebrauchsmuster- oder Designeintragung vorbehalten. Bauartbedingtes Spiel ist in den Toleranzangaben nicht berücksichtigt.

PCB SIDE

JACK SIDE



ELECTRONICAL SPECIFICATIONS

1. ACCORDING TO IEEE 802.3
2. TURN RATIO @100KHz: (P2~P3):(J1~J2) = 1:1±5%
(P4~P5):(J3~J6) = 1:1±5%
(P6~P7):(J4~J5) = 1:1±5%
(P8~P9):(J7~J8) = 1:1±5%
3. PRIMARY INDUCTANCE: 350μH MIN @100KHz,0.1V 8mA DC BIAS
4. DC RESISTANCE 1.2 OHMS MAX
5. INSERTION LOSS: 1-100MHz -1.0dB MAX
100-125MHz -1.2dB MAX
6. RETURN LOSS: 1-40MHz -16dB MIN
40-60MHz -12dB MIN
60-80MHz -10dB MIN
80-100MHz -8dB MIN
7. CROSS TALK: 1-100MHz -30dB MIN
8. COMMON TO COMMON MODE ATTENUATION: 1-100MHz -30dB MIN
9. ISOLATION: PHY SIDE TO LINE SIDE: 2250VDC

- EN ISO 291 23/50

 DIN A3		document-no. / ri 01761538 / 00		article-no. 1664045		scale 2:1		- Simplified representation - Document excluded from change process - Linear dimensions [mm]
		date 07.11.2024		document-type TECDCOC 2D_Productfamily				
		description CUC-IC2G-J1ST-S/R4R						
		page 2		of 2				