





Transfer or duplication of this document as well as the utilisation or communication of its content are not permitted unless express consent is granted. Violations give rise to claims for damages. All rights reserved in case of patent, utility model or design patent registrations. Tolerance specifications do not include clearances inherent in the design.

Weitergabe sowie Vervielfältigung dieses Dokuments, Verwertung und Mitteilung seines Inhalts sind verboten, soweit nicht ausdrücklich gestattet. Zuwiderhandlungen verpflichten zu Schadensersatz. Alle Rechte für den Fall der Patent-, Gebrauchsmuster- oder Designeintragung vorbehalten. Bauteilbedingtes Spiel ist in den Toleranzangaben nicht berücksichtigt.

Recommended panel cutout




PCB drill hole dimensions (see from component side)



Recommended PCB Layout

Tol: $\pm 0,05$ mm



T=1,60 $\pm 0,15$ mm



Detail1

Detail1



5:1



Detail3


Detail2

5:1



Detail3

5:1



Detail4

5:1



LED-Specifications

LED	Forward Voltage (max)	*Forward Voltage (Typical)
GREEN	2,4 V	2,2 V
YELLOW	2,5 V	2,1 V

*Forward DC current: 20 mA

General Tolerances

1 Decimal Place	$\pm 0,25$
2 Decimal Places	$\pm 0,20$
3 Decimal Places	$\pm 0,15$



page 1 of 2

document-no. / ri
01740324 / 00 1664073

date
04.11.2024

document-type
TECDOC 2D_Productfamily

description
CUC-IA4M-J1ST-AB/R4T-PL1

scale
2:1


- Simplified representation
- Document excluded from change process
- Linear dimensions [mm]

Transfer or duplication of this document as well as the utilisation or communication of its content are not permitted unless express consent is granted. Violations give rise to claims for damages. All rights reserved in case of patent, utility model or design patent registrations.

Weitergabe sowie Vervielfältigung dieses Dokuments, Verwertung und Mitteilung seines Inhalts sind verboten, soweit nicht ausdrücklich gestattet. Zuwiderhandlungen verpflichten zu Schadenersatz. Alle Rechte für den Fall der Patent-, Gebrauchsmuster- oder Designeintragung vorbehalten.

PCB SIDE

JACK SIDE



ELECTRONICAL SPECIFICATIONS

1. ACCORDING TO IEEE 802.3
2. TURN RATIO @100KHz: (P1~P2):(J1~J2) = 1:1±5%
(P3~P6):(J3~J6) = 1:1±5%
3. PRIMARY INDUCTANCE: 350μH MIN @100KHz
0,1V 8mA DC BIAS
4. DC RESISTANCE: 1,2 OHMS MAX
5. INSERTION LOSS: 1-100MHz -1,2dB MAX
6. RETURN LOSS: 1-30MHz -16dB MIN
30-60MHz -12dB MIN
60-80MHz -10dB MIN
7. CROSS TALK: 1-100MHz -30dB MIN
8. COMMON TO COMMON MODE ATTENUATION: 1-100MHz -30dB MIN
9. ISOLATION: PHY SIDE TO LINE SIDE: 1500VAC or 2250VDC

						00	date	name	ident.-No. / RI	material	scale	dim.var.
						creat.	17.09.24	pbkp11	1664073 / 00	-	2:1	
						check.	04.11.24	il259h	SAP change-No. NAB210064E04	part-rev.		
								DIN A3	document-type	document-No.	surface in μm	
								PHENIX CONTACT	TECDOC 2D_Productfamily	01740324		
									description			
RI	date	revision	name	check.on	name	page 2	of 2					CUC-IA4M-J1ST-AB/R4T-PL1